High Throughput Lithographic Patterning

Technical Description The invention relates to a method of patterning of wafer scale reduced graphene oxide films using CMOS compatible technology on Si/SiO2 substrate. Problems Addressed Complex Method Limited Patterning Efficacy Narrow Application Range Inefficient Methods Tech Features Photolithographic Patterning…








